Fully integrated standard cell digital PLL
نویسنده
چکیده
1 NAKAGAWA, s., and SAITO,T.: ‘An RC OTA hysteresis chaos generator’, IEEE Trans. Circuits Syst. I, 1996, CAS-43, (12), pp. 10 19-1 02 1 2 STORACE, M., PARODI, M., and ROBATTO, D.: ‘A hysteresis-based chaotic circuit: dynamics and applications’, Int. J. Circuit Theory Appl., 1999, 27, (6), pp. 527-542 ELWAKIL, A s . , and KENNEDY, M.P.: ‘Systematic realization of a class of hysteresis chaotic oscillators’, Int. J. Circuit Theory Appl., 2000, 28, (4), pp. 319-334 4 PARODI, M., STORACE, M., and CINCOTTI, s.: ‘A PWL ladder circuit which exhibits hysteresis’, Int. J. Circuit Theory Appl., 1994, 22, (6), pp. 513-526 STORACE, M., and PARODI, M.: ‘Simple realisation of hysteresis chaos generator’, Electron. Lett., 1998, 34, (l), pp. 10-11 STORACE, M., and BIZZARRI, F.: ‘Dynamic behaviour of hysteresis chaotic circuit’, Electron. Lett., 1999, 35, (22), pp. 1896-1897 3
منابع مشابه
A digitally controlled PLL for digital SOCs
A fully integrated digitally controlled PLL used as a clock multiplying circuit is designed and fabricated. The PLL has no off-chip components and it is made from standard cells found in most digital standard cell libraries. It is therefore portable between processes as an IP-block. Using a 0.35 μm standard CMOS process and a 3.0 V supply, the PLL has a frequency range of 152 MHz to 366 MHz and...
متن کاملAdding a Mixed-Signal PLL to a Prime Digital ASIC
Many ASIC companies make it easy to add a PLL, offering the core as a drop-in cell on a standard-cell design or as a cell option in a gate array. However, that seemingly simple addition of a PLL cell to an all-digital ASIC can cause several problems if the ASIC designer isn’t careful. Although much of what is inside a PLL circuit is high-speed digital circuitry, the guts of the PLL include anal...
متن کاملFully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and +-35ps Jitter
A fully integrated phase-locked loop (PLL) fabricated in a 0.24 micrometer, 2.5v digital CMOS technology is described. The PLL is intended for use in multi-gigabit-per-second clock recovery circuits in fiber-optic communication chip. This PLL first time achieved a very large locking range measured to be from 30MHz up to 2GHz in 0.24 micrometer CMOS technology. Also it has very low peak-to-peak ...
متن کاملA Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter
A fully integrated phase-locked loop (PLL) fabricated in a 0.24μm, 2.5v digital CMOS technology is described. The PLL is intended for use in multi-gigabit-per-second clock recovery circuits in fiber-optic communication chips. This PLL first time achieved a very large locking range measured to be from 30MHz up to 2GHz in 0.24μm CMOS technologies. Also it has very low peak-to-peak jitter less tha...
متن کاملAn All-Digital PLL for Frequency Multiplication by 4 to 1022 With Seven-Cycle Lock Time
An all-digital phase-locked loop (PLL) circuit in which resolution in the phase detector and digitally controlled oscillator (DCO) exactly matches the gate-delay time is presented. The pulse delay circuit is connected in a ring shape with 32 inverters (2 inverters). With the inverter gate-delay time as the time base, the pulse phase difference is detected simultaneously with the generation of t...
متن کاملRF Built-In Self-Test for Integrated Transmitters Using Sigma-Delta Techniques
A new approach to adding built-in self test (BIST) capabilities to integrated sigma-delta modulation RF transmitters is presented. An area efficient, all-digital building block generates multitone FM stimulus signals without compromising the performance of the RF transmitter itself. The RF signal is demodulated and digitized in a on-chip digital FM discriminator. Both blocks are fully testable ...
متن کامل